

REDUCING EFFECTS OF NOISE COUPLING IN INTEGRATED CIRCUITS WITH MEMORY ARRAYS

Abstract of Disclosure

A method for reducing noise coupling in a memory array is disclosed. The memory array includes a plurality memory cells interconnected by wordlines, bitlines, and platelines. The memory cells are arranged in columns having first and second bitlines coupled to a sense amplifier. During a memory access, at least adjacent bitlines pairs are not activated. The selected bitline pair or pairs are provided with a plateline pulse.

Figures

Figure 1
Figure 2
Figure 3
Figure 4